Massachusetts Information Technology Jobs

Search for Jobs in Information Technology
MassHire JobQuest Logo

Job Information

Intel Firmware Validation Engineer in Hudson, Massachusetts

Job Description

Intel's Server Firmware Architecture, Design, and Validation team is looking for a Pre-Silicon Firmware Validation Engineer to join their team. This team drives the definition and development of Intel's integrated firmware for all Server SOCs.

In this position you will help us validate and verify CPU power, performance, and thermal management algorithms, as well as other CPU control and management functions implemented in the firmware.

Your responsibilities in this role will be as follows:

  • Determines, specifies and evaluates the viability of complex hardware features and structures and ensures that software and hardware designs interface correctly.

  • Designs framework for particular functions.

  • Defines, documents and tests processes for inclusion into technical platforms, subsystem specifications, input/output and working parameters for hardware and/or software compatibility.

  • Identifies, analyzes and resolves subsystem and/or SoC design weaknesses.

  • Influences the shaping of future products by significantly contributing to the architecture used across design families.

  • Provides multilayered technical expertise for next generation initiatives.


You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

Minimum Qualifications:

Candidate must have a Bachelor's degree in Electrical/ Computer Engineering, Computer Science or related field with 3+ years of experience.


Master's Degree in Electrical/ Computer Engineering, Computer Science or related field with 1+ years of experience.

Your experience will be in the following:

  • Embedded Firmware validation or verification.

  • Programming in C++ or Python or Perl or Ruby or Object Oriented Programming Techniques.

  • Professional or academic experience in computer Architecture .

Preferred Qualifications:

  • Power Management IP, PM Firmware, or PM SoC development verification or validation.

  • Reading and interpreting technical specs and Register Transfer Level (RTL) codeLinux or UNIXHands-on Debug experience.

  • Verification/Validation Techniques and Methods.

Inside this Business Group

In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations. DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner.

Other Locations

US, California, Santa Clara;US, Georgia, Atlanta;US, Texas, Austin

Intel strongly encourages employees to be vaccinated against COVID-19. Intel aligns to federal, state, and local laws and as a contractor to the U.S. Government is subject to government mandates that may be issued. Intel policies for COVID-19 including guidance about testing and vaccination are subject to change over time.

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site.