Teradyne Physical Design Engineer - Lead in North Reading, Massachusetts
We are the global test and automation specialists, powering next-generation technologies through sophisticated solutions. Behind every electronic device you use, Teradyne's test technology ensures your device works right the first time, every time! Our portfolio of automation solutions help manufacturers to develop and deliver products quickly, efficiently and cost-effectively. Together, Teradyne (https://www.teradyne.com/) companies deliver manufacturing automation across industries and applications around the world!.
Organization & Role
Teradyne’s Silicon Technology Engineering (STE), ASIC Integration Group is responsible for developing advanced node ASICs for Teradyne next generation products such as SOC and Memory Test Instruments. Teradyne’s products in many ways must be ahead of the semiconductor industry in order for our customers to ship production chips/products.
You will join a best-in-class Digital team as a Physical Design Lead working in collaboration with an Analog team and product architects to develop Teradyne’s next generation large Mixed Signal ASICs. You will be involved in all phases of development including specification, architecture, physical design & silicon debug.
Skills, Experience and Attributes
10+ years in ASIC physical design, with experience leading a large PD project
Experience in advanced node processes 16nm and below
Experience with industry standard tools, preference for Cadence flow
Extensive understanding of RTL to GDSII flow
Extensive understanding of timing constraints and static timing analysis (STA)
Experience with integrating complex IP (Serdes, DDR4, PCIe)
Experience with EM/IR analysis
Experience with DRC/LVS signoff
Experience with automation through scripting such as Perl, Python, Tcl & Make
Responsibilities & Focus
In this role you will be responsible for:
High level physical design planning and PD Architecture spec in collaboration with the chip lead
Developing a chip floor plan, sizing & power estimates, timing budgets and pin planning
Collaborate with the design team to develop high quality SDC constraints
Perform RTL to Netlist tasks such as synthesis, LEC, STA
Lead team of PD engineers to deliver high quality first pass silicon
Develop and maintain the tool flow to support the project
Perform block level P&R of critical high speed blocks
in electrical engineering or related field from a university or engineering institution
years of practical hardware development experience
We are an equal opportunity employer and value diversity at our company. We do not discriminate on the basis of race, religion, color, national origin, gender, sexual orientation, age, marital status, veteran status, or disability status.
Current openings may involve access to export controlled technology and may be subject to export licensing requirements prior to employment. ATTENTION APPLICANTS WITH DISABILITIES: If you’re unable to access our on-line application due to a disability you may visit one of our locations or our Corporate Office at 600 Riverpark Drive, North Reading, MA and request a paper application form. In addition, you may also contact the HR Service Center at 978-370-3041 or contact them at HR.Service.Center@teradyne.com for additional assistance. LitePoint, a Teradyne Company is an equal opportunity employer and all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, age, disability status, protected veteran status, or any other characteristic protected by law. We are a VEVRAA Federal Contractor.
- Teradyne Jobs